Open Access Open Access  Restricted Access Subscription Access

3D-IC Partitioning and TSV Sharing Optimization Algorithm

M. Sarojini, D. Gracia Nirmala Rani

Abstract


Recent technologies are in need of shorter vertical interconnects, thus forcing the integration technology from 2D to 3D. Because more than 50% of dynamic power consumption is due to interconnects. As a solution, 3D integration consists of stacking integrated circuits and connecting them with short vertical interconnects. TSV is used to vertically connect the hardware components in different dies stacked in 3D ICs. But in floor planning TSVs are very large when compared to the other circuit features and logic gates. The TSV count and its location are considered to be important. Hence, we have proposed a TSV sharing and optimization algorithms after 3D partitioning, which utilizes the information of data transfer from high-level synthesis and partitioning. Here, MediaBench benchmark is partitioned using HMETIS, which is a standalone program and uses the multilevel hypergraph partitioning algorithm. After partitioning, based on design complexity and bit width, word level sharing algorithm has been used. Our proposed algorithms have reduced the number of TSVs based on the constraints.

Cite this Article
Sarojini M, Gracia Nirmala Rani D, Divya Preethi G. 3D-IC Partitioning and TSV Sharing Optimization Algorithm. Journal of Multimedia Technology & Recent Advancements. 2016; 3(2): 13–17p.


Keywords


TSV, HMETIS, partitioning, resource sharing, optimization

Full Text:

PDF

References


Hwang Hsieh TT, Chang M-T, Tsai M-H, et al. TSV Redundancy: Architecture and Design Issues. In: 3D IC, Proceedings of IEEE/ACM Design Automation and Test in Europe. 2010; 166–171p.

Kim Lee T. High-Level TSV Resource Sharing and Optimization for TSV Based 3D IC Designs. In: Proceedings of IEEE International System-on-Chip Conference. 2013.

Potkonjak Lee M, Mangione-Smith W. MediaBench: a Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In: Proceedings of IEEE/ACM International Symposium on Microarchitecture. 1997; 330–335p.

Chan C-C, Yu Y-T, Jiang IH-R. 3D ICE: 3D IC Cost Evaluation Based on Fast Tier Number Estimation. In: Proceedings of IEEE International Symposium on Quality Electronic Design. 2011; 1–6p.

Tseng C-J, Siewiorek D. Automated Synthesis of Data Paths in Digital Systems. IEEE Trans Computer-Aided

Des Integr Circuits Syst. 1986; 5(3): 379–395p.

Cong J, Luo G. A Multilevel Analytical Placement for 3D ICs, In: Proceedings of IEEE Asia and South Pacific Design Automation Conference. 2009; 361–366p.

Bernstein K, et al. Interconnects in the Third Dimension: Design Challenges for 3D ICs. In: Proceedings of IEEE/ACM Design Automation Conference. 1997; 330–335p.

Pathak M, Lee Y-J, Moon T, et al. Through Silicon Via Management during 3D Physical Design: When to Add and How Many? In: Proceedings of IEEE/ACM International Conference on Computer-Aided Design. 2010; 387–394p.

Tsai M-C, Wang T-C, Hwang T. Through-Silicon via Planning in 3-D Floor-Planning. IEEE Trans Very Large Scale Integr. 2011; 9: 1448–1457p.

Kim T, Liu X. Compatibility Path Based Binding Algorithm for Interconnect Reduction in High-Level Synthesis. In: Proceedings of IEEE/ACM International Conference on Computer-Aided Design. 2007; 435–441p.

Tu W-P, Lee Y-H, Huang S-H. TSV Sharing through Multiplexing for TSV Count Minimization in High-Level Synthesis. In: Proceedings of IEEE SOC Conference. 2011; 26–28p.

Davis WR, et al. Demystifying 3D ICs: the Pros and Cons for Going Vertical. IEEE Design Test Comput. 2005; 22(6): 498–510p.

Hu YC, Chung YL, Chi MC. A Multilevel Multilayer Partitioning Algorithm for Three Dimensional Integrated Circuits. In: Proceedings of IEEE International Symposium on Quality Electronic Design. 2010; 483–487p.

Reda Ferri S, Bahar RI. Parametric Yield Management for 3D ICs: Models and Strategies for Improvement. ACM J EmergTechnol Comput Syst. 2010; 19:1–19:22p.

Lau J. TSV Manufacturing Yield and Hidden Costs for 3D IC Integration. In: Proceedings of IEEE Electronic Components and Technology Conference. 2010. 16. George Karypis, Rajat Aggarwal, Vipin Kumar, et al. Multilevel Hypergraph Partitioning: Applications in VLSI Domain. IEEE Trans VLSI Syst. 1999; 7(1): 69–79p.


Refbacks

  • There are currently no refbacks.