Open Access
Subscription or Fee Access
Coarse Grain to Mixed Grain Parallel Computing
Abstract
Parallel computing interests are growing again as a result of multicore processors. History of parallel computing dates back to early 1970’s when supercomputers supported high performance computing demand for scientific applications. Today, highly dense Very Large Scale Integration (VLSI) chips have opened up new opportunities and challenges for parallel computing. In this article, we provide a short synopsis of an evolutionary path of parallel computing from both hardware granularity and programming point of view. The article also discusses the challenges of parallel computing to emerging big data analytics area.
Keywords: Parallel Computing, Coarse Grain, Fine Grain, Mixed-grain, Multiprocessor, Multicore, Instruction Level Parallelism, SIMD, MIMD, Data Flow, VLSI, Field Programmable Gate Arrays (FPGA), Multi-FPGA, Graphic Processor Units (GPU), Big Data Analytics
References
William Stallings, Computer Organization & Architecture- Designing for Performance, Prentice-Hall India Pvt Ltd; 2008.
John Paul Shen, Mikko Lipasti, Modern Processor Design-Fundamentals of Superscalar Processors, Tata McGraw Hill, 3rd Edition, 2011.
Ananth Grama, Anshul Gupta, George Karypsis, et al. Introduction to Parallel Computing, Pearson Publications, Second Edition, 2011.
The Cray-1 Supercomputer - CHM Revolution [Online], Available at:
http://www.computerhistory.org/revolution/supercomputers/10/
Selling the Computer Revolution [Online], Available at: http://www.computerhistory.org/brochures/companies.php?alpha=t-z&company=com-42bc237635ab2
Flynn's Taxonomy [Online], Available at: http://www.springerreference.com/docs/html/chapterdbid/311299.html
Tirumale Ramesh, Reconfigurable and Flexibly Coupled Multiprocessor for Parallel Computing, [PhD dissertation], Dept. Computer Science and Engineering, Oakland University, Rochester, MI, 1993.
Chip Makers Turn To Multicore Processors [Online], Available at: http://www.computer.org/csdl/mags/co/2005/05/r5011.html
Wen-Chung Tsai, 1 Ying-Cherng Lan, 1 Yu-Hen Hu, et al. Networks on Chips: Structure and Design Methodologies, J.
Electr. Comput. Eng. 2012; 2012: Article ID 509465, 15p.
Khan O., Lis M., Sinangil Y., et al. DCC: A Dependable Cache Coherence Multicore Architecture, Comput. Archit. Lett. 2011; 10(1): 16–19p.
Evolution of the NVIDIA GPU Architecture [Online], Available at:
http://www.meseec.ce.rit.edu/722-projects/fall2012/1-4.pdf
Stephen W. Keckler, William J. Dally, Brucek Khailany, et al. GPUs and the Future of Parallel Computing, IEEE Micro, 2011.
Bill Dally, Steve Lacy, VLSI Architecture: Past, Present, and Future, Citeseer Publication, 1999.
Tehranipoor, Mohammad, Wang, Cliff (Eds.), Introduction to Hardware Security and Trust, VIII, 427, Springer Publication, 2012.
Security Basics for Computer Architects. Available at: http://www.morganclaypool.com/doi/abs/10.2200/S00512ED1V01Y201305CAC025
Jack Dongara and Alexey L. Lastovetsky, High Performance Heterogenous Computing, John Wiley & Sons, 2009.
Ziegler H., Byoungro So, Hall M., et al. Coarse-grain Pipelining on Multiple FPGA Architectures, FCCM 2002 Proceedings of the 10 th Annual IEEE Symposium on Field-Programmable Computing Machines, 2002; 77p.
Tirumale Ramesh, John Meier, A Multi-FPGA High Performance Computing Platform for Network Centric Applications, Poster Paper, International High Performance Computing, 2008.
Coarse Grain Reconfigurable Architectures. Available at:
http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendum-1994.../7c_3.pdf
Von Neumann Architecture of Computer Systems. Available at:
https://www.csupomona.edu/~hnriley/www/VonN.html
Huabin Ruan, Xiaomeng Huang, Haohuan Fu, et al. An FPGA-Based Data Flow Engine for Gaussian Copula Model, IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FFCM), 2013; 218–225p.
Chiu M., Ravindran R., Mahlke S., Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures, 40th Annual IEEE/ACM International Symposium on Microarchitecture, 2007.
Lars Baunegaard, With Jensen, Anders Kjær-Nielsen, et al. A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors, International Conference on RC and FPGAs, 2008.
AL-Marakeby A, FPGA on FPGA: Implementation of Fine-grained Parallel Genetic Algorithm on Field Programmable Gate Array, Int. J. Comput. Appl. 2013; 80(6): 29–32p.
From SMPs to FPGAs: Multi-Target Data-Parallel Programming [Online], Available at: http://www.cs.bham.ac.uk/~drg/cuda/satnam.pdf
Manuel Alejandro Salda˜na De Fuentes, A Parallel Programming Model for a Multi-FPGA Multiprocessor Machine, [A thesis] submitted in conformity with the requirements for the degree of Master of Applied Sciences Graduate Department of Electrical and Computer Engineering, University of Toronto, 2006.
The Future Fabric of Data Analysis [Online]. Available at:
http://www.simonsfoundation.org/quanta/20131009-the-future-fabric-of-data-analysis/
How Quantum Computers and Machine Learning Will Revolutionize Big Data. Available at: http://www.wired.com/2013/computers-big-data/
Ron Bekkerman, Mikhail Bilenko and John Langford (Eds), Uniformly Fine-Grained Data-Parallel Computing for Machine Learning Algorithms, Cambridge Press, 89–106p, 2011.
Fabric Computing [Online]. Available at: http://www.techopedia.com/definition/26602/fabric-computing
Refbacks
- There are currently no refbacks.
This site has been shifted to https://stmcomputers.stmjournals.com/