Hybrid Scheduling Algorithm Based for the Effective Utilization of CPU

Authors

  • Pradeep Tomar SICT, Gautam Buddha University, Greater Noida, U. P., India
  • Sumit Kumar Singh SICT, Gautam Buddha University, Greater Noida, U. P., India

DOI:

https://doi.org/10.37591/joosdt.v3i1.656

Abstract

Central Processing Unit is the part of a computer system that is responsible for executing the processes. CPU works according to the specified scheduling algorithm. The CPU scheduling algorithm directs the CPU when to switch over another process in the queue. Scheduling algorithm is an important part of every operating system. In this research paper a hybrid scheduling algorithm has been proposed for the effective utilization of CPU that is based on the priority and shortest job first scheduling.

Keywords: CPU Scheduling, Scheduling Algorithms, Operating System, Scheduling Criteria

Cite this Article
Pradeep Tomar, Sumit Kumar Singh. Hybrid Scheduling Algorithm Based for The Effective Utilization of CPU. Journal of Operating Systems Development & Trends. 2016; 3(1): 1–6p.

References

Abraham Silberschatz, Peter Baer Galvin, Greg Gangne, Operating System Concepts, edition-6, John Wiley and Sons, INC, 2002.

Md. Mamunur Rashid, Md. Nasim Adhtar, A New Multilevel CPU Scheduling Algorithm, J Appl Sci. 2009; 6(9): 2036–2039p.

Umar Saleem, Muhammad Younus Javed, Simulation of CPU Scheduling Algorithm, TENCON Proceedings, Kuala Lumpur, 2000; 2: 562–567p. 0-7803-6355-8/00/ IEEE.

Sindhu M, Rajkamal R, Vigneshwaran P, An Optimum Multilevel CPU Scheduling Algorithm, Proceedings of International Conference on Advances in Computer Engineering, Bangalore, Karnataka, 2010, 90–94p. ISSN 978-0-7695-4058-0/10.

Sukanya Suranauwarat, A CPU Scheduling Algorithm Simulator, Proceedings of IEEE Frontiers in Education Conference, Milwaukee, WI, 2007, 19–24p.

Sun Huajin, Gao Deyuan, Zhang Shengbing, et al. Design Fast Round Robin Scheduler in FPGA, Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference, 2000; 2: 1257–1261p. 0-7803-7547-5/021, IEEE.

Published

2016-05-03

Issue

Section

Research Articles